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Abstract—A novel power factor control scheme for high-power
gate-turn-off thyristor current-source converters is proposed in
this paper. Using both feedforward and feedback control tech-
niques, the proposed scheme guarantees that the input power
factor of the converter can be kept at unity or a maximum
achievable value. Another feature of this scheme is parameter
insensitive, that is, variations in the line and load impedance or
changes in the filter capacitor size will not affect the process
of tracking the maximum input power factor. No parameters
in the control scheme should be adjusted to accommodate such
variations or changes. Simulation and experimental results are
provided to verify the operating principle of the scheme.
Index Terms—Gate-turn-off converters, high-power rectifier,
input power factor control, pulsewidth modulation techniques.
I. INTRODUCTION
ATYPICAL high-power gate-turn-off (GTO) current-source converter is shown in Fig. 1. The GTO devices
are usually connected in series to withstand ac line voltages
(typically 2300–6900 V). A three-phase filter capacitor is
required to assist GTO commutation and, at the same time, to
filter out current harmonics produced by the converter. The
inductance represents transformer leakage inductance or
line reactors connected between the source and converter.
This converter has the features of robust operation and
regeneration capability. However, the use of the filter capacitor
makes the input power factor leading. For high-power
converters (500 kVA and above), the switching frequency
is usually limited to several hundred hertz [1], [4]. The
converter operated with this low switching frequency requires
a relatively large filter capacitor, typically in a range of 0.2–0.6
per unit (refer to Appendix for definition of the per-unit system
used in this paper). Therefore, the leading current produced by
the capacitor has an adverse effect on the system input power
factor.
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A power factor control scheme for the current-source con-
verter was proposed in [5]. A delay angle between the
converter input voltage and current was introduced
to compensate the leading capacitor current such that the
input power factor could be unity. To achieve unity power
factor control, the delay angle should satisfy the following
equation:
(1)
where is modulation index which is defined as
(2)
This control scheme, however, has two drawbacks. One
is parameter dependent. As shown in (1), the calculation of
delay angle is based on capacitor size, source frequency,
and voltage. Any variations in these quantities will cause
a deviation from the unity power factor operation. Another
drawback is that the scheme is valid only when unity power
factor is achievable. Under certain operating conditions to be
discussed in Section II, a unity power factor operation may
not be achievable.
A novel power factor control scheme for a high-power GTO
current-source converter is proposed in this paper. Using both
feedback and feedforward techniques, the proposed control
scheme has the following features.
• It can provide unity input power factor when it is achiev-
able.
• It can produce the highest possible power factor, if unity
power factor is unachievable.
• It does not require system parameters.
II. MAXIMUM ACHIEVABLE POWER FACTOR
A phasor diagram of the converter system without using
control is shown in Fig. 2(a). The fundamental component of
converter input current is in phase with its phase voltage
. The line current is the sum of the converter current
and capacitor current and, therefore, leads the voltage by
an angle , producing a leading power factor. The nonunity
power factor can be compensated by introducing a delay angle
between and , as shown in Fig. 2(b). The relationship
between the delay angle and average dc voltage can be
expressed as
(3)
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Fig. 1. Circuit diagram of a high-power GTO pulsewidth modulation (PWM) current-source converter.
(a)
(b)
Fig. 2. Phasor diagram of converter system: (a) modulation index control
only and (b) power factor control.
In general, a unity power factor can be achieved by in-
creasing the delay angle and, at the same time, increasing
the modulation index to compensate the voltage reduction
due to the increase. This control scheme, however, is not
valid under the following operating conditions.
• The converter current is small. Under a light load
condition, the converter current at the maximum
modulation index is still low, which cannot provide
enough lagging component to compensate the leading
capacitor current, as shown in Fig. 2(b) with dotted lines.
In this case, (1) does not have a solution, since the term
will be greater than one.
• The average dc voltage is close to its rated value.
Under this condition, the delay angle in (3) does
not have much room to be adjusted for power factor
compensation.
Let us now discuss the operating principle of the proposed
scheme. The focus will be placed on how to obtain maximum
Fig. 3. Power factor versus dc current Id with Vd = 0:5 pu and Cs = 0:4
pu.
Fig. 4. Relationship between Ihs=Ih and !h=!r .
power factor when a unity power factor is not achievable.
The maximum power factor can be obtained by increasing the
converter current to its maximum value and, at the same
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Fig. 5. Proposed power factor control scheme.
TABLE I
SWITCHING PATTERN A AND B
time, increasing the delay angle to its highest possible value,
such that the angle between source voltage and current is
minimized. The maximum can be realized by setting
to its maximum value, whereas the highest possible value for
the delay angle is governed by (3) for a given dc voltage.
An example of a power factor profile produced by the
proposed scheme is shown in Fig. 3, where it is assumed that
the dc voltage is at 50% of its maximum value and the filter
capacitor is equal to 0.4 per unit. In region A, where the
unity power factor is achievable, the power factor is kept at
unity, while in region B, in which the unity power factor is
unachievable due to the lower dc current, the power factor is
kept at the highest possible value. Compared with the scheme
using modulation index control alone, the proposed scheme
can significantly improve the converter input power factor.
III. MINIMUM CAPACITOR SIZE
It is obvious that region B decreases with the decrease of
capacitor size. As a result, the power factor of the system is
improved. However, reducing the capacitor size will increase
the system resonant frequency, defined by
pu (4)
When the resonant frequency approaches the frequency of the
lowest order harmonic current generated by the converter,
the system will operate in a resonance mode, which should
be avoided.
Two switching patterns suitable for high-power converters
are listed in Table I, where it is indicated that the maximum
amplitude of the lowest order harmonic current is 57% for
switching pattern A and 61% for pattern B [4]. The resonant
frequency should be selected such that the amplitude of the
harmonic current in the inductor should be much lower
than that generated by the converter. The relationship between
and can be described by
(5)
where is the frequency of the lowest order harmonic current
generated by the converter.
The relationship between and is also plotted
and given in Fig. 4. It would be considered appropriate that the
frequency of the lowest order harmonic current is selected
at least twice as high as the system resonant frequency ,
that is, , at which is substantially attenuated as
indicated in Fig. 4 (point Q). Therefore, the resonant frequency
can be determined by
(6)
from which the value of the capacitor can be calculated by
(7)
For the converter using switching pattern A with pu
and pu, the value of the capacitor is pu.
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Fig. 6. Simulation results (fsw = 600 Hz). At t = 1:0 s, Id = 1:0 pu,
Md = 0:6, and PF = 1:0. At t = 2:0 s, Id = 0:4 pu, Md = 1:0, and
PF = 0:965 (highest possible value).
IV. PROPOSED POWER FACTOR CONTROL SCHEME
Based on the principle of maximum power factor control
discussed in the previous sections, a novel power factor control
scheme, shown in Fig. 5, is proposed. In a feedforward loop,
the detected phase angle between the source voltage
and current is compared with the phase angle reference
which is usually set at zero degree, requesting unity power
Fig. 7. Simulation of regenerating operation (fsw = 360 Hz).
factor operation. The resultant error signal is used to control
modulation index . In the feedback loop, the dc current
is compared with the current reference . The error signal
is used to control delay angle . It should be noted that
the magnitude of dc current is actually controlled by both
feedforward and feedback loops.
The proposed control scheme can guarantee the system input
power factor is unity as long as the maximum value of is
not reached. Assuming that the source current leads voltage
by an angle due to a change in load, an error signal
will be generated. This error signal will result in a higher
modulation index , which, in turn, will increase the dc
current . The increase in will cause the feedback loop to
respond. The delay angle will be spontaneously increased to
keep at a value set by the current reference . The increase
in will reduce the phase angle between and . This
process continues until the unity power factor is reached, at
which is in phase with and the converter is running at
a new operating point.
Under certain operating conditions (e.g., a light load), where
unity power factor is not achievable, the source current will
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(a) (b)
(c)
Fig. 8. Experimental results. (a) Waveforms with a step increase in reference current I
d
at t = 25 ms. (b) PF = 0:93 with Id = 20 A (before the
step increase in I
d
. (c) PF = 1:0 with Id = 40 A (after the step increase in Id .
lead voltage by an angle which cannot be reduced to
zero. In this case, the output of the proportional integral (PI)
regulator for control will keep increasing, which, in turn,
will keep the delay angle increasing through the feedback
loop in order to maintain a constant dc current set by , until
the PI regulator is saturated. At this point, reaches its
maximum value and the delay angle also reaches a value
that will produce the highest possible input power factor.
Obviously, the transition between the unity and maximum
power factor operations is smooth and automatic. No extra
measures should be taken, which is one of the features of this
scheme.
V. SIMULATION AND EXPERIMENTAL RESULTS
Fig. 6 shows a set of simulated transient and steady-state
waveforms of the converter system under different operating
conditions. The converter is rated at 4160 V, 60 Hz, and 1000
kVA with and per unit. The switching
frequency of the converter is 600 Hz with 5th, 7th, 11th, and
13th harmonic elimination (switching pattern B). At
s, the converter reaches a steady-state operating point where
, and , all in per unit.
As shown in Fig. 6(b) and (e), the input (displacement) power
factor is unity with and . At s,
the current reference is reduced to 0.4 pu and, at the same
time, the load resistance is increased to 1.25 pu to keep the dc
voltage at 0.5 per unit. At s, when the system reaches
a new steady state, the modulation index is saturated and
the delay angle is , at which a maximum power factor
is obtained. In this case, the phase angle between and
is , as indicated in Fig. 6(f) and (g), and the power
factor reaches a value of 0.965, which corresponds to point
P in Fig. 3.
The proposed control scheme can also produce a unity
power factor when the converter operates in a regeneration
mode. The regeneration occurs when the dc voltage changes
its polarity. For example, in an induction motor drive where the
GTO converter is used as a front-end converter, the dc voltage
will go negative when the energy generated by the motor or its
mechanical load is fed back to the ac mains. Fig. 7 illustrates
such a case. The parameters used in simulation remain the
same as those used in Fig. 6, except switching pattern A is
used with a switching frequency of 360 Hz. Accordingly, the
line reactance is adjusted from 0.05 to 0.15 pu. At
s, the converter reaches a steady-state operating point where
, and , all in per unit.
To simulate regenerating operation, the load voltage starts to
decrease at s and then reaches 0.8 pu at 1.2 s.
When steady state is reached at 2.0 s, the modulation index
is lower than its maximum value, indicating that the power
factor remains unity, as shown in Fig. 7(d) and (e).
Experimental results obtained from a laboratory GTO
current-source converter are shown Fig. 8. The converter
is rated at 208 V, 10 kVA, and 60 Hz with pu
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and pu. The load resistance (0.64
pu). The switching frequency of the converter is 360 Hz
with fifth and seventh harmonic elimination. The converter
initially operates with a load current of 20 A (0.5 pu). Under
this operating condition, the unity power factor cannot be
achieved, since the lagging component of the converter input
current is not large enough to completely
compensate the leading component generated by the capacitor
( pu). Mathematically, (1) does not have a solution,
since the term of . In
this case, the PI controller for the control is saturated,
keeping at its maximum value of 1.0. The delay angle
is automatically adjusted by its PI controller to 67 , at
which the dc current is kept at a value set by the current
reference , [refer to Fig. 8(a), prior to a step increase in
, and Fig. 8(b)]. The (displacement) power factor is kept at
a maximum achievable value of 21.6 ( ), instead
of 75 ( ) produced by a scheme with control
alone.
The unity power factor can be achieved when the load cur-
rent is increased. This can be done by increasing the reference
current . The corresponding experimental waveforms are
also shown in Fig. 8, where the load current is increased to
40 A (1.0 pu) and is decreased from its maximum value
to 0.96 [Fig. 8(a)] and the input power factor reaches unity
[Fig. 8(c)].
It should be pointed out that the term “power factor” used in
this paper is, in fact, the displacement factor. Considering the
fact that the converter input current is close to sinusoidal
due to the use of PWM techniques and the line capacitor,
the distortion factor is negligible. Therefore, the differences
among the power factor, displacement factor, and distortion
factor are not distinguished in this paper.
VI. CONCLUSIONS
A novel power factor control scheme has been proposed for
high-power GTO current-source converters. In this scheme,
the converter input power factor is controlled by two PI
regulators, one in a feedforward loop for modulation index
control and the other in a feedback loop for delay angle
control. The input power factor can be kept at unity or its
highest possible value. Compared with other schemes proposed
in the literature, this scheme does not require any system
parameters. The power factor of the converter operated in a
regenerating mode was investigated. The capacitor size and its
effect are also discussed. Simulations on a 1-MVA converter
and experimental results from a 10-kVA system are provided
to verify the operating principle of the scheme. This scheme is
particular suitable for high-power (500 kVA and up) converters
where a large-size (0.2–0.6 pu) capacitor has to be used, which
has an adverse effect on system input power factor.
APPENDIX
PER-UNIT SYSTEM
The per-unit system is usually based on converter ratings. As
an example, the per-unit system and its associated base values
used in the simulation of this paper are defined as follows:
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